View all jobs
Senior SoC Design Verification Engineer (remote)
Columbus, OHSenior/Staff or Principal SoC Design Verification Engineer
Remote / work from any US location
US Citizen or US Permanent Resident
Primary Responsibilities
• Develop test plans, writing testbenches and tests, and debugging any bugs found with the RTL team
• Develop and execute verification plans for digital designs using SystemVerilog and UVM
• Create and maintain testbenches, test cases, and test vectors
• Contribute to the development of novel methodologies and verification techniques
• Lead technical projects and mentorship of junior team members.
• Run simulations to verify design against specifications. Analyze results, identify issues, and debug designs
• Implement coverage tracking and metrics
• Document plans, environments, test cases, and all results for a comprehensive record of all verification strategies
Required Skills
• BSEE/MSEE with 15+ years of hands-on experience in SoC verification using UVM
• Experience in Gate Level Simulation (GLS) setup and process corner failure analysis
• Experience using Cadence verification tools such as Xcelium, SimVision, and JasperGold
• Experience writing and debugging RTL using SystemVerilog
• Programming experience using C, C++, and/or Python/Perl
• Familiarity with digital design concepts and ASIC development flow
Preferred Skills
• Experience verifying RISC-V based systems
• Experience with emulation or FPGA prototyping
• Experience with formal verification methodologies
• Familiarity with the Chisel hardware description language
• Experience verifying high-speed interfaces such as PCIe and DDR
• Experience with version control systems (e.g., Git) and Continuous Integration/Continuous Deployment (CI/CD) pipelines
Competitive salary scaled based on experience + Bonus + Stock + Benefits (Employer paid health care, Employer contribution to health savings account, Flexible time off, Flexible work location with remote options, 401K employer match)
DESIGN VERIFICATION GROUP on LinkedIn: https://www.linkedin.com/groups/3989573/
#DesignVerification #SoC #UVM #Chisel #GateLevelSimulation #GLS
Remote / work from any US location
US Citizen or US Permanent Resident
Primary Responsibilities
• Develop test plans, writing testbenches and tests, and debugging any bugs found with the RTL team
• Develop and execute verification plans for digital designs using SystemVerilog and UVM
• Create and maintain testbenches, test cases, and test vectors
• Contribute to the development of novel methodologies and verification techniques
• Lead technical projects and mentorship of junior team members.
• Run simulations to verify design against specifications. Analyze results, identify issues, and debug designs
• Implement coverage tracking and metrics
• Document plans, environments, test cases, and all results for a comprehensive record of all verification strategies
Required Skills
• BSEE/MSEE with 15+ years of hands-on experience in SoC verification using UVM
• Experience in Gate Level Simulation (GLS) setup and process corner failure analysis
• Experience using Cadence verification tools such as Xcelium, SimVision, and JasperGold
• Experience writing and debugging RTL using SystemVerilog
• Programming experience using C, C++, and/or Python/Perl
• Familiarity with digital design concepts and ASIC development flow
Preferred Skills
• Experience verifying RISC-V based systems
• Experience with emulation or FPGA prototyping
• Experience with formal verification methodologies
• Familiarity with the Chisel hardware description language
• Experience verifying high-speed interfaces such as PCIe and DDR
• Experience with version control systems (e.g., Git) and Continuous Integration/Continuous Deployment (CI/CD) pipelines
Competitive salary scaled based on experience + Bonus + Stock + Benefits (Employer paid health care, Employer contribution to health savings account, Flexible time off, Flexible work location with remote options, 401K employer match)
DESIGN VERIFICATION GROUP on LinkedIn: https://www.linkedin.com/groups/3989573/
#DesignVerification #SoC #UVM #Chisel #GateLevelSimulation #GLS
---
Javier Leon
Talent Acquisition
Chelsea Search Group
619-227-3193 cell
FJLrecruiter@gmail.com
www.LinkedIn.com/in/JavierLeon (are we connected?)
Javier Leon
Talent Acquisition
Chelsea Search Group
619-227-3193 cell
FJLrecruiter@gmail.com
www.LinkedIn.com/in/JavierLeon (are we connected?)